A hybrid approach for parallel transistor-level full-chip circuit simulation

Publication
International Conference on High Performance Computing for Computational Science

Related